Digital System Design with High-Level Synthesis for FPGA

3
Digital System Design with High-Level Synthesis for FPGA
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Genre: eLearning | Language: English + .srt | Duration: 110 lectures (7h 47m) | Size: 8.72 GB
Combinational Circuits

What you'll learn:
Designing combinational logic circuits with C/C++ language using the HLS approach
Understanding the basic concepts of High-Level Synthesis (HLS)
Using HLS concepts for designing combinational logic circuits
HLS design flow for FPGAs
Working with Xilinx Vivado-HLS and Vivado suite Toolsets
How to generate RTL hardware IPs using Vivado-HLS
Writing C-testbench in HLS
Implementing two exciting projects with HLS

Requirements
Understanding the basic concepts of C/C++ coding
Understanding the basic concepts of logic operators (e.g., AND, OR, XOR, SHIFT )
BASYS3 evaluation board
Xilinx Vivado-HLS and Vivado (download Vivado HLx 2019.2: WebPACK and Editions for Windows or Linux)

Description
This course is an elementary introduction to high-level synthesis (HLS) design flow. The target of the course is describing, debugging and implementing combinational logic circuits on FPGAs using only C/C++ language without any help from HDLs (e.g., VHDL or Verilog).

It uses the Xilinx HLS software and hardware platforms to demonstrate real examples and applications. This course is the first of its kind that builds the HLS design flow and skills along with the digital logic circuit concepts from scratch. Along the course, you will follow several examples describing the HLS concepts and techniques. The course contains numerous quizzes and exercises for you to practice and master the proposed methods and approaches.

This course is the first of a series of courses on HLS in designing hardware modules and accelerating algorithms on a target FPGA. Whereas this course focuses on combinational circuits, the other courses in the series will explain how to use HLS in designing sequential logic circuits, algorithm acceleration, and hybrid CPU+ FPGA heterogeneous systems.

Who this course is for
Hardware engineers
Software engineers who are interested in FPGAs
Lecturers, researchers, professors who want to use FPGA-based HLS in lectures, courses or research
Digital Logic enthusiasts
Homepage
Screenshots
Digital System Design with High-Level Synthesis for FPGA
Welcome to My Blog - Check it Every Days
If you have any troubles with downloading, PM me
Please Buy Premium Account from my links to get high download speed and support me
Happy Learning!!

No comments have been posted yet. Please feel free to comment first!

    Load more replies

    Join the conversation!

    Login or Register
    to post a comment.

    Advanced Search